This paper presents a comprehensive assessment of interconnect requirements in ULSI control logic circuitry and quantifies the agreement observed (1) between estimates and measurements of average wire-length in individual designs in real chips, and (2) between wire-length distributions provided by the models and wire-length distributions obtained from measurements. In this study, actual interconnect data is measured in ASIC-like control logic designs in the six functional units of the 1.3GHz POWER4. This paper compares interconnect measurements with estimates for control logic in individual designs, in functional units, and in the entire POWER4 core. The results presented in this paper show that the estimates are typically lower than the actual wire-length measurements. The results also show that the estimates of the total wire-length for all of the control logic in the POWER4 agree to within 31% of the total measured wire-length.
INTRODUCTION AND MOTIVATION
Information about interconnect requirements is needed for the successful design of today's complex, ultra-large-scale integrated (ULSI) chip circuitry.
The circuitry and the associated wiring are required to satisfy a set of electrical and physical constraints that includes: a constrained amount of real estate area on a silicon die, a fixed number of back-end-of-theline (BEOL) metal layers available for interconnect wiring, small cycle times, large switching edge rates, manufacturability requirements, and power dissipation limits. The wiring solution for a successful chip design satisfies these constraints and is completed and manufactured within a specified product schedule.
On-chip wire-length distribution models provide estimates of the interconnect requirements in ULSI chip circuitry. The input parameters to these models are referred to as either external Rent parameters or topological Rent parameters, depending on the choice of model [1] - [9] . For a complete assessment of the models, actual design data from today's chips is needed.
Prior assessments of the Donath (1979) model [10] and Donath (1981) model [11] compared assessments with a few examples of available design data; however, the models did not provide assessments with the required accuracy. An assessment of the Davis (1998) model [12] , [13] fit the wire-length requirements to the wire-length distribution data. In 2000, two models [14] were presented by Christie for placement in the plane. Recent work [15] presented an assessment of the Davis (1998) model for all of the control logic designs in one functional unit of the POWER4 microprocessor and also presented an assessment of the Donath and Christie models for one of these designs.
The POWER4 is an example of a multi-core processor. Specifically, the POWER4 contains two microprocessor cores, an on-chip L2 cache, circuitry associated with the L3 cache directory, and chip-to-chip interconnection circuitry [16] . The two cores have equivalent interconnect requirements. One of the cores is located in the upper left-hand corner of the chip, and the other core (a mirror-image of the first core) is located in the upper right-hand corner, as shown in [16, Fig.1 ]. Multi-core processors such as the POWER4 provide examples of chips that are designed with a large amount of functional integration. Functional integration is one factor that contributes to the wiring complexity of today's ULSI chips. For the case of the POWER4, functional integration contributes to the wiring complexity because interconnect is required to connect circuitry within each core as well as to connect circuitry among the cores and other on-chip circuitry.
The overall objective of this paper is to present estimates and measurements of interconnect requirements in ULSI control logic circuitry. To achieve this objective, this paper has two primary goals. The first goal is to present a complete assessment of existing on-chip wire-length distribution models and to quantify the extent to which the wire-length estimates and wire-length distributions provided by the models agree with the measurements for individual designs in real chips. The second goal is to present an assessment of the quantity of interconnect required to connect all of the control logic in a microprocessor.
This paper presents a complete assessment of the Donath model [10] , [11] and Christie model [14] for all of the control logic designs in one functional unit of the POWER4. For this study, estimates of the average wire-length and wire-length distribution are obtained by evaluating the models as functions of Rent's parameters. These estimates are then compared with actual interconnect requirements and with estimates provided by the Davis model. This paper also provides estimates and actual measurements of the wire-length requirements in the six functional units of the POWER4, and the estimates are compared with the measurements. Finally, estimates are obtained for the total wire-length requirement for all of the control logic in the entire POWER4 core. These estimates are also compared with the actual total measured wire-length.
This paper is organized as follows. Section 2 reviews the inputs to the wire-length distribution models of Donath [10] , [11] , Davis [12] , [13] , and Christie [14] . Section 3 presents estimates of interconnect requirements for designs in one functional unit of the POWER4 and describes trends that are observed in the data. Section 4 presents estimates of the interconnect requirements in the other five functional units of the POWER4, where these estimates are based on the results in Section 3. Section 4 also compares these estimates with measurements. Section 5 presents estimates of the total interconnect requirement in all of the control logic in the POWER4 and compares these estimates with measurements. Section 6 presents a discussion of the results, and Section 7 presents the conclusion.
BACKGROUND
This section reviews the choice of input parameters for the existing on-chip wire-length distribution models. The notation for the parameters in this paper is the same as in [12] , [15] .
The external Rent parameters are inputs for the Davis model and are described with notation {k, p} [1] , [2] , [11] , [12] . The method to extract the external Rent parameters from chip design data is discussed in [1] , [2] , [12] , [15] . The topological Rent parameters are inputs for the Donath and Christie models and are described with notation {k*, p*} [7] , [8] , [14] . Complete details to extract values for {k*, p*} are in [7] , [15] - [19] and are now reviewed briefly. The first step is to convert the design data from Cadence database format to an ASCII hypergraph file. Next, a k-way partition of each design is computed with multilevel recursive bisection with a software program named hMetis developed at the University of Minnesota [17] , [18] ; k is given by the values in the list {2, 4, 8, … , }, with the largest value of k chosen such that no partition contains zero gates. For each partition, the software program hMetis is executed with the default configurations (shMetis) [17] - [20] on a computer workstation. The inputs to shMetis are: (1) the hypergraph file; (2) the appropriate value of k; and (3) a minimum (1%) allowed imbalance between the partitions during recursive bisection [7] , [8] , [15] , [21] .
The results of the recursive bisection for each design are plotted without averaging [9] on a log-log plot of the Number of Terminals T as a function of the Number of Gates G. Values of {k*, p*} are obtained for each design from least-squares recursive linear fits to the data in Region I to the expression, ( ) ( ) ( ). 
TRENDS IN ESTIMATES
This section describes trends in estimates provided by the models for all of the control logic designs in one functional unit (the Instruction Fetch Unit, or IFU) in the POWER4 chip. The locations of the 18 IFU designs are shown in Fig. 1 ; the designs are labeled in order of increasing N gates . The control logic designs are also referred to as random logic macros [16] .
For this study, the program shMetis [17] , [18] is executed on an IBM RS6000 workstation with 2GB memory running AIX4.3. Figure 2 shows the results of the recursive bisections for designs i1-i8 and i10-i18. Results for design i9 are in [15] . Regions I and II are shown in each plot. The values of {k*, p*} are extracted from these plots with Eqn. 1; the values are listed in Table 1 . The table shows that k* takes on values in the range {1.3, 2.9}, with range of 2.3 to 2.7. The table also shows that p* is less than unity and that 0.58 < p* < 0.87. Figure 3 shows the distributions provided by the Donath, Davis, and Christie models for designs i1-i8 and i10-i18. In this figure, the normalized probability density is shown on the left ordinate, and the cumulative probability distribution is shown on the right ordinate of each plot. The measured normalized probability density is shown as solid circles, and the measured cumulative probability density is shown as hollow squares Figure 3 shows that the model distributions tend to underestimate the measured distributions, particularly for the cases in which the wire-length takes on large values. These results are consistent those for design i9 [15] . tend to enclose the actual wire-length distribution. Note that as N gates increases (from i1 to i18) the amount by which the distributions underestimate the measured distributions actually increases for large values of wire-length. 
; and the error for the Christie model is
, where a L represents the measured average wire-length. Table 2 shows that the estimates provided by the Donath model show closer agreement (to within 33%) with the measured average wire-length compared with the agreement shown for estimates provided by the other models. The results also show that the estimates of average wire-length provided by the Donath model show the closest agreement with the measured average wire-length for the largest designs (that is, for designs i13-i18) that have the largest values of La > 7.0 gatepitches per signal, and for the smallest designs (that is, for designs i1-i4). Table 2 also shows that estimates of the average wire-length provided by the Davis and Christie models show the closest agreement with the measured average wire-lengths for designs with sizes in the middle of the range (i8, i11, i10). Table 3 shows estimates of the total wire-length in the 18 IFU designs. The error (in %) compared with the measurements for the estimate provided by the Donath model is given by the expression,
; the error for the estimate provided by the Donath model is given by the expression,
; and the error for the estimate provided by the Christie model is given by the expression,
, where T L represents the total wire-length measurement. Note that the errors shown in this table are the same as those in Table 2 , because each average wire-length is multiplied by the number of nets. Table shows that the total wire-length measurement ranges from 305.5 (i1) to 43,767.3 gatepitches (i18). Table 4 shows three estimates of the total wire-length in all of the IFU control logic; these estimates are obtained by taking the sum of the contributions of all of the designs shown in Table 3 . Table 4 compares these estimates with the total measured wirelength of 226,826.9 gatepitches. The total wire-length estimate provided by the Donath model agrees most closely, to within 9%, with the total measured wire-length, where the strength of the agreement is similar to the best agreement observed for the largest designs (i17 and i18).
UNIT REQUIREMENTS
In this section, the results are extended to obtain estimates of the wire-length requirements in the five other functional units in the POWER4.
These units are the Floating Point Unit (FPU), Fixed Point Unit (FXU), Instruction Decode Unit (IDU), Instruction Sequence Unit (ISU), and Load Store Unit (LSU).
The locations of these units are shown in Fig. 4 .
To obtain these estimates, we observe that the estimates of average wire-length provided for the IFU designs tend to increase linearly as the number of gates increases, as shown in Fig. 5(c) ).
We now make the assumption that Eqns. 2(a)-(c) can be used to obtain average wire-length estimates for the rest of the control logic designs, where the value of N gates is known for each design. This assumption is valid because all of the control logic designs in this chip are synthesized, placed, and routed with the same set of CAD software programs [1] . The CAD programs perform all the decision-making about the number of gates, number of signals, placement, and wiring for each control logic design based on an input logic specification in an ASCII file (VHDL).
Expressions for the total wire-length in each design are obtained by multiplying the expressions in Eqns. 4(a)-(c) and the number of nets. A plot of the number of nets N nets as a function of N gates for 18 IFU designs is shown in Fig. 6 . The data in this figure shows that the number of nets also increases linearly as the number of gates increases.
A linear least-squares recursive fit to this data is shown as the solid line in Fig. 6 . The fit can be written as the expression, ( )
where the values of the coefficient and exponent in this expression are provided by the linear fit. We make the assumption that Eqn. 3 can be used to obtain estimates of the number of nets for the rest of the control logic designs. This assumption is valid because all of the control logic in the chip is synthesized with the same set of CAD software programs [1] , as discussed earlier. Estimates of the total wire-length in each unit are shown in Table 5 . The errors (in %) between the measurements and the estimates are also shown. The total wire-length estimate derived with the average wire-length estimate provided by the Donath model and Eqn. 
CORE REQUIREMENTS
This section presents a measurement and three estimates of the interconnect requirements for control logic in all of the functional units in the POWER4 microprocessor core.
The measurement of the total wire-length of all of the control logic in the POWER4 core is obtained by taking the sum of the total wire-length of all of the designs in the six units. Estimates of the total wire-length are obtained by taking the sum of the total wire-length estimates in all six units, according to, wire-length estimates in the m th unit, n th unit, or q th unit. These expressions can be evaluated with the results of the previous sections, and the values of the total wire-length estimates in the entire POWER4 core is shown in Table 6 . Table 6 shows that the estimate of the total wire-length based on the Donath model and Eqns. Note that the expressions in Eqn. 5 can also be used to assess the potential impact on the total quantity of interconnect that is required as a result of the addition of one or more control logic designs. For these cases, the values of N gates for the proposed designs are known or can be estimated from empirical measurements. Values of N gates can then be substituted into Eqns. 2-4, and finally an estimate of total wire-length can be obtained with Eqn. 5. The addition of a design with a large value of N gates increases the estimate of the total wire-length more than the addition of a design with a smaller value of N gates .
DISCUSSION
This paper presents a complete assessment of the interconnect requirements for control logic designs in a dualcore high-performance microprocessor.
The distributions provided by the models tend to underestimate the number of signals with large values of wire-length and tend to overestimate the number of signals with small values of wire-length. The curvature of the distributions provided by the Davis model most closely approximates the curvature of the measured distributions [15] . The Donath model provides estimates that agree most closely with measurements for the majority of the designs; the seven largest IFU designs (i12 -i18) have values of the measured average wire-length that exceed 7.0 gatepitches per signal. Comparisons of estimates of the total wire-length with the measurements for the other five functional units show that the estimates underestimate the measurements. The estimates agree the measurements to within 35% for the case in which the estimates are provided by the Donath model and to within 53% for the cases in which the estimates are obtained with the Davis model and Christie model. These estimates underestimate the actual measured values because the estimates provided by the models for the original set of IFU designs underestimated the actual average wire-length measurements.
Possible reasons for differences between the model estimates and measurements are now discussed [15] . First, the models assume that the designs are square with unity occupancy. Here, the designs differ from these assumptions in a number of ways: the designs are not completely filled with logic gates, are slightly rectangular; contain logic blocks that are typically rectangular, with widths that are typically less than the height; and are generated with a complex placement methodology that combines commercial tools with internal tools and that is difficult to analyze in a single procedure. Second, the models assume that the signals in each design have unity fan-out. Here, the majority of signals have unity fan-out as well as clock signals with high fan-out. Third, the models assume that the blocks are interconnected in the physical design. Here, the designs contain an additional network of clocking circuitry that is superimposed on the interconnected logic gates. The purpose of the clocking circuitry is to synchronize the logic signals in order to ensure that the designs satisfy the cycle time requirement. Fourth, the range of applicability of Rent's rule covers half the range of the gate partition sizes; the remaining range for Rent's rule in Region II is modeled in [22] . Future work is needed to assess the effects of designs that are not square [23] , contain synchronization circuitry, and contain signals with greater-than-unity average signal fan-out [24] . 
CONCLUSION
This paper presents a complete assessment of existing onchip wire-length distribution models and estimates of the quantity of interconnect in the control logic in the POWER4, a high-performance dual-core microprocessor. The paper presents a comparison of the estimates with wire-length measurements that are extracted from real chip designs. From these results, estimates of interconnect requirements are obtained for the other five functional units in the POWER4 and for the entire core. The results show that one estimate agrees to within 9% of the total wire-length measurement for one functional unit. Estimates are obtained for the quantity of interconnect in the other five units and are compared with measurements. Finally, estimates are obtained for the total wire-length in all of the control logic in the POWER4 core, and estimates agree with measurements to within 35% with the Donath model.
